Technology

Logic Design

SoC Architecture

The biggest hurdle of SoC design is to decide on SoC specifications that meet application requirements, and then design SoC architecture that implements the SoC specifications. The experts of the SEMIFIVE architecture group brings the following:

  • Design Exploration based on Platform Architecture
    • Analyze domain–specific SoC requirements
    • Provides SoC architecture based on the analysis
  • Architecture Implementation and Optimization
    • RISC-V, ARM (with multicore implementation)
    • Tilelink, AMBA (PL301, NIC400, MMU400)
    • WorldGuard, TrustZone
    • Physical aware subsystem design
    • Parameterized design (Chisel based)
  • System Integration
    • Reset, Clock, Power
    • Design Automation
    • Document Generation

SoC Verification

Efficient & rigorous verification framework determines the success of complex SoC design. SEMIFIVE verification framework provides flexibility and thoroughness required for rapid development of robust SoC design.

FPGA Prototyping

While FPGA can bring substantial benefits for design verification, software co-development, etc., it takes extensive expertise to obtain such benefits in large-scale, complex SoC design. SEMIFIVE provides FPGA platforms with essential SW support to realize such benefits with ease.

FPGA Implementation

  • Advanced Synthesis using FPGA tool (Vivado)
  • Run DRC Check and Compilation Units in FPGA Synthesis tool

FPGA Verification

  • Verify core and peripherals functions with FPGA board
  • Test FPGA board for Development of device driver or porting OS

FPGA Platform Hardware

HAPS-100 System

  • FPGA: Xilinx UltraScale+ VU19P x 4ea
  • PCI Express Lane : x4
  • PCI Express Link Speed : 2.5GT/s to 16GT/s
  • DDR4: DIMM 8GiB Micron
  • Serial Flash
  • JTAG & GPIO

VCU118 System

  • FPGA: Xilinx UltraScale+ VU19P x 1ea
  • PCI Express Lane : Gen3 x 16
  • DDR4: Dual 80bit
  • Serial Flash  JTAG & GPIO

Get More Info

"*" indicates required fields

This field is for validation purposes and should be left unchanged.